

A Novel 700 V Monolithically Integrated Si-GaN Cascoded Field Effect Transistor

Jie Ren¹, Student Member, IEEE, Chak Wah Tang, Hao Feng, Huaxing Jiang², Member, IEEE, Wentao Yang³, Student Member, IEEE, Xianda Zhou, Member, IEEE, Kei May Lau, Fellow, IEEE, and Johnny K. O. Sin, Fellow, IEEE

Abstract—In this letter, a novel monolithically integrated Si-GaN cascoded FET is designed and experimentally demonstrated for high-voltage power switching applications. The device is formed by monolithically connecting a low-voltage Si MOSFET and a high-voltage normally-on GaN MIS-HEMT on the same substrate in the cascode configuration. The interconnection distance is 50 μm which is only 2.5% of that of the conventional two-chip co-package approach (~ 2 mm). The fabricated cascoded FET features normally-off functionalities with a threshold voltage of 3.2 V, a drive current of 1850 A/cm² (630 mA/mm) at the gate bias of 15 V, a gate swing of 20 V, a specific on-resistance of 3.3 m $\Omega\cdot\text{cm}^2$ and a breakdown voltage of 696 V.

Index Terms—Monolithic integration, cascade configuration, power FETs, GaN, MIS-HEMT, power switching electronics.

I. INTRODUCTION

GaN-BASED power devices are promising candidates for power electronic applications due to the superior material properties of GaN compared with those of Si. But there are still obstacles keeping GaN transistors from dominating the market. The common disadvantages are the normally-on characteristics, low positive threshold voltage of Enhancement-mode devices [1], large gate leakage current, small gate voltage swing [2], and large reverse voltage drop [3]. Although some approaches were proposed to overcome one or some of the above obstacles [4], [5], it is extremely difficult to resolve these problems without sacrificing the overall performance. A hybrid Si-GaN cascode approach is the simplest solution to the above problems up to now and has been adopted by the commercial sector [6]. However, the conventional

Manuscript received November 29, 2017; revised January 4, 2018; accepted January 7, 2018. Date of publication January 10, 2018; date of current version February 22, 2018. This work was supported in part by the Research Grants Council of Hong Kong under the General Research Fund under Grant 16212415 and Grant T23-612/12-R, and in part by the Introduction of Innovative Research and Development Team project. The review of this letter was arranged by Editor T. Palacios. (Corresponding author: Jie Ren.)

J. Ren, C. W. Tang, H. Feng, H. Jiang, W. Yang, K. M. Lau, and J. K. O. Sin are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong (e-mail: jrenab@connect.ust.hk).

X. Zhou is with the School of Electronics and Information Technology, Sun Yat-Sen University, Guangzhou 510006, China.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2018.2791586




Fig. 1. (a) Circuit schematic of the cascoded FET, and (b) a top view image of the fabricated cascoded FET.

Si-GaN cascode configuration is achieved by using the two-chip co-package approach which features a long interconnection distance between the Si and GaN devices. The large interconnection parasitics induced by bonding wires will cause undesirable ringing during fast switching, resulting in lower system stability and higher switching losses [7]. One efficient way to minimize the parasitics is to fully integrate the Si MOSFET and GaN MIS-HEMT on the same substrate with a short interconnection distance. In doing so, the overall package size and assembly costs can also be reduced.

Mea13.14.8(iz7002.6(6-323.7(95.2(MO-0.136(6-32F).2(it)1TJ 0 -383)7




Fig. 2. Schematic cross-sectional view of the cascoded FET.

a positive voltage is applied to the gate electrode. The drain-to-source voltage of the Si MOSFET ($V_{DS,Si}$) will then decrease, and the gate-to-source voltage of the GaN MIS-HEMT ($V_{GS,GaN}$) will increase accordingly. When $V_{GS,GaN}$ is larger than the threshold voltage of the GaN MIS-HEMT ($V_{th,GaN}$), the MIS-HEMT is turned on with high current/power capability. In the on-state, the total on-resistance is the sum of the Si MOSFET and GaN MIS-HEMT. For the device turn-off, the gate voltage is removed and the Si MOSFET is turned off with an increase in $V_{DS,Si}$ and decrease in $V_{GS,GaN}$ accordingly. When the $V_{GS,GaN}$ is lower than the $V_{th,GaN}$, the GaN MIS-HEMT is turned off with high-voltage blocking capability. During the reverse conduction, the gate and source are connected to the ground, then the body diode of the Si MOSFET and the GaN MIS-HEMT form a cascoded diode which will conduct the reverse current with a small voltage drop [8].

A top view image of the fabricated cascoded FET is shown in Fig. 1 (b). It can be seen that the Si and GaN devices are placed on the same substrate with a distance of 50 μm . Cross-sectional view of the cascoded FET is shown in Fig. 2. The monolithic integration technology used for the cascoded FET fabrication is from the continued development of the cascoded diode [8]. The process begins with a 4-inch n-Si (111) wafer. The Si devices are isolated by LOCOS. Besides, the Si and GaN device regions are isolated by etched narrow trenches. Then the approximately 4 μm AlGaIn/GaN epitaxial layers with 8 nm *in-situ* SiN are grown in the Si recessed windows by MOCVD selective epitaxial growth (SEG). A near planar con guration of the GaN and Si device surface is achieved, which is important for ne-pattern lithography. Subsequently, the Si laterally diffused MOSFET processes are carried out, including poly Si gate etching and junction formation. During the high-temperature drive-in step of the p-body region, SiO₂ is used to cover the GaN epitaxial layers to protect the surface from decomposition [9]. After that, the GaN MIS-HEMT is processed with argon implantation isolation. And the *in-situ* SiN and 19 nm of ALD ZrO₂ are used as the gate dielectrics [10]. Finally, the Si and GaN devices are connected by Al metal lines.

III. EXPERIMENTAL RESULTS AND DISCUSSION

In the fabricated cascoded FET, the active area of the Si MOSFET is 300 μm^2 , where the poly Si gate length, gate-to-drain distance and gate width are 2 μm , 1 μm and 100 μm ,




Fig. 3. (a) DC I_D - V_{GS} characteristics of the cascoded FET with the gate bias down/up sweeping at a drain bias of 10 V, and (b) DC I_G - V_{GS} characteristics of the cascoded FET with drain electrode floating.

respectively. The active area of the GaN MIS-HEMT is 380 μm^2 , with a gate length of 2 μm , gate-to-source distance of 2 μm , gate-to-drain distance ($L_{GD,GaN}$) of 15 μm , and gate width of 20 μm . The interconnection distance between the Si MOSFET and GaN MIS-HEMT is 50 μm .

Fig. 3 (a) shows the dc transfer characteristics of the Si-GaN cascoded FET, which have been normalized to the total active area (680 μm^2 , the sum of the active area of the Si MOSFET and the GaN MIS-HEMT), and the gate width of the MIS-HEMT (W_{GaN} , 20 μm) as represented by the left axis and right axis, respectively. The V_{th} determined by the linear extrapolation method is extracted to be 3.2 V. Furthermore, as shown in Fig. 3 (b), a large gate swing of 20 V is measured. At the V_{GS} of ± 20 V, the gate leakage current is smaller than 10^{-5} mA/mm, which is difficult to achieve in GaN-based transistors. Such a high V_{th} and large gate swing are important for preventing the faulty turn-on by electromagnetic interference and make the cascoded FET compatible with the existing gate drive circuits designed for Si-based power transistors [11]. The current on/off ratio is measured to be 2×10^8 . The transfer curve is obtained using double sweeping mode at V_{DS} of 10 V, and no V_{th} shift is observed when the V_{GS} sweeps from 15 V down to 0 V and from 0 V up to 15 V. It indicates a very good interface quality of the Si MOSFET. The double sweep I_D - V_{GS} characteristics show approximately 10 % discrepancy in I_D at V_{GS} larger than 5 V. This is due to the unoptimized surface passivation of the GaN MIS-HEMT, which can be further improved by combining additional PECVD SiN passivation [12].

The dc output characteristics of the cascoded FET are shown in Fig. 4. The dc specific on-resistance ($R_{on,sp}$) is extracted as 3.3 $\text{m}\Omega \cdot \text{cm}^2$ (on-resistance normalized to total active area), and 9.7 $\Omega \cdot \text{mm}$ (on-resistance normalized to W_{GaN}) at a gate bias of 15 V. The device exhibits a drive current of 1850 A/cm² (normalized to total active area) and 630 mA/mm (normalized to W_{GaN}). In the saturation region of the output curve with the gate bias of 15 V, the $V_{GS,GaN}$ is measured to be -1.5 V. The GaN MIS-HEMT with $V_{th,GaN}$ of -7 V has a gate overdrive voltage of 5.5 V. This ensures the higher drive current (630 mA/mm) of the cascoded FET compared with the normally-off GaN FETs [1] [5], [13].

During the off-state breakdown test, the gate and source electrodes are grounded with the substrate coating.




Fig. 4. DC